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Abstract - Bipolar transistors are well known for its high current driving capability and current gains,
while CMOS transistors are dominant in the integrated circuit market because of its low power
consumption and small size advantage. The combination of both types of transistor on the same chip
provides a high performance circuit with a high packing density. In this work 0.5-flm BiCMOS
technology is fully utilized to realize silicon bipolar transistors with optimized performance.
Preliminary electrical results are presented on bipolar transistors fabricated for the first time in
Malaysia. Significant improvements in electrical device performance can be achieved by optimizing
the emitter dri ve-in temperature and choice of anneal ing system.
I. Introduction
BiCMOS technology has emerged has a
natural way 0 f merging the best features of
bipolar.and CMOS devices into a design
methodology which is more powerful than either
of the two separate components by themsel ves
[1]. The growing market of high frequency
mixed-signal Ie's -. ranging from
telecommunication circuits, wireless products,
high speed networked computing systems, high
speed data acquisition systems, to global
positioning system receivers, etc. has attracted
many IC vendors to develop high performance
mixed-signal BiCMOS technology [2].
BiCMOS is also used in advanced
microprocessors [3 ],[4]. The idea here is to use
CMOS for most of the circuits, but "sprinkle" in
bi polars where they provide most performance
leverage. This approach requires sophisticated
design tools in order to make the most judicious
use of the bipolar devices.
In this paper. preliminary electrical results
of Si bipolar transistors obtained in a 0.5-flm
based BiCMOS technology is presented.
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Electrical results in the form of Gummel plots
and output characteristics are presented to
demonstrate the high performance achievable.
The effect of varying the emitter drive-in
temperature on the electrical characteristics is
also presented.
II. Experimental procedure
The npn bipolar transistors were fabricated
in a O.5-f-Lm BiCMOS technology [5). Table I is
a summary of the process flow, where the first
and third columns show processing steps for the
formation of the CMOS and bipolar devices
respectively. The second column shows
processing steps that are common to both types
of devices.
The starting materia! is p-type < 100>, 10-
20 O.cm, 150mm wafers. The base region was
formed by implanting (4x) 4.0 x I0 12 C~·2 Boron
at 20KeV through 11 nm of screen oxide. 230nm
of spacer oxide was then deposited, followed by
base annealing at 800°C for 30 minutes in dry
N 2·
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III. Results and discussion
Figure I: Schematicdiagram of the
O.5-~m BiCMOS device architecture.
Electrical characterisation in the form of
Gummel plots and output characteristics was
performed on a Keithley Source Measuring Unit
Model 236 attached to a personal computer at
T=300K. Some of the electrical device
parameters was extracted using a Hewlett-
Packard DC Parametric Automatic Wafer Tester
Model 4062.
Figure 2 shows Gummel plots for the
two types of transistor. It is observed that there
is a slight difference in the base current. i.e the
transist~r given an emitter drive-in of 93'OoC for
.3 min. (FA) has a greater base current ideality
factor, (ns= 1.061) compared to the 970°C, 1
min. (RTA) transistor (nR=1.045). However,
there exists a large difference in the collector
current. The transistor fliven an emitter drive-in
at 930°C for 3 min. (F.1\) exhibits a very non-
ideal collector current (n('= 1.125) compared to
the 970°C, I min. (RTA) transistor (nc= 1.080);
as shown by the extracted values of collector
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Figure 1 shewis a schematic diagram of the
resulting 0.5-~lm BiCMOS device architecture
used in this work.
·1 J ~ ... all!~nnH.'1\1
JIl:Jd
The emitter window was formed by wet
etching in BOE solution. Prior to 300nm
undoped polysilicon deposition, all wafers were
given a standard HF clean. The undoped
polysilicon was deposited in a ASM 400
horizontal furnace at a temperature of 61 ODe.
The polysilicon was doped by implanting 4.0 x
10 16 cm'2 Arsenic at 80KeV. After polysilicon
patterning and PECVD oxide deposition, the
wafers were Qiven an emitter drive-in at either
930°C for 3 n~in. (furnace anneal (FA)) or 970°C
for 1 min. (Rapid Thermal Annealling (RTA)).
all in dry N2. The RTA machine used was a
SSTEACH 8200. The process was completed by
contact hole formation and metal Iization.
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Figure 2: Gummel plots for the two types of
transistor. (VCB=OV, T=300K, AE=O.6~m x 6
~m).
The almost identical base current
obtained for the two types of transistor can be
explained by the identical polysi licon emitter
processing. In particular. all transistors received
09Q,os
PMOS NMOS
p'Si substrate
Table I: Summary of the O.5-~m BiCMOS
process flow.
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the same HF interface treatment prior to
undoped polysilicon deposition. This results in
almost identical polysilicon/silicon structure,
hence producing almost similar base currents
[6].
The non-ideal collector and base currents
for the transistor given an emitter drive-in at
930°C for 3 min. (FA), could be due to
insufficient doping at the perimeter of the
emitter. The results suggest that at a temperature
of 930°C, the Arsenic dopants in the polysilicon
do not diffuse deep enough into the substrate
hence producing a non-uniform emitter/base
junction. This in turn causes the base and
collector currents to become non-ideal [7].
Increasing the emitter drive-in temperature to
970°C. I min. by RTA improves the ideality
factor of the base and collector currents (as
shown in figure 2): as a more uniform
emitter/base junction is formed.
Figure 2 also shows that the colleclor
current ideality factor. Ilc is larger than that for
the base current. nl, for both types of transistor.
One possi ble reason for this phenomena to arise
is that there could be possible leakage currents
contributing towards the overall collector
current, caused by defects at the base-collector
junctions. The defects could have been induced
during Boron implantation into the single-crystal
silicon to form the base region [8], [9]. This will
result in a non-ideal collector current. Further
investigations is required to confirm this effect.
Figure 3 shows the current gain, 0 as a
function of collector current for the two types of
transistor. It can be seen that 0 for the transistor
given an emitter drive-in at 970°C for I min.
(RTA) is almost constant for the range of
collector current shown, with a mean value of
250. As for the transistor given an emitter drive-
in at 930°C for 3 min. (FA), the 0 shows
unstable characteristics over the collector
current range. The increase in 0 with decreasing
collector current can be explained by the very
non-ideal collector current obtained.
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Figure 4: Output characteristics for the two
types of transistor (6IB=10~lA,T=300K).
Figure 3: Current gain, 0 ,",s. Ie for the two
types of transistor (T=300K).
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Table 2 shows electrical device parameters
of the two types of transistor extracted
automatically using the DC parametric tester. It
can be seen the transistor given an emitter drive-
in at 970°C. I min. (RTA) has better overall
values compared with those of the transistor
with an emitter drive-in at 930°C, 3 min. (FA).
Note that the emitter. base and collector
Figure 4 shows output characteristics (Ie
vs. Vcd for the two Types of transistor. Again
this figure clearly shows that an emitter drive-in
at 970°C, Imin. (RTA) produces a much flatter
collector current and improves the output
characteristics significantly. Higher breakdown
and Early voltages are obtained compared to the
transistor given an emitter drive-in at 930°C, 3
min. (FA). This is of course desirable for both
analog and digital applications [10].
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resistances obtained are acceptably low for high
'performance operation which indicate that the
transistors fabricated are suitable for both digital Acknowledgements
and analog applications.
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930°e. 3 970°e. J
min. (FA) min. (RTA)
Em Iller Resistance. RE (D) 8.8 10J
Collector Resistance, ~ (Dj 818 79.4
Base Sheet Resistance. RBs 4.3 4.2
(kD/)
C-E breakdown voltage. 6.27 6.50
BVCEO (V)
CoB breakdown voltage. 1737 17.50
BVCBO (V)
E-B breakdovm voltage. 5.38 5.25
BVEBO (V)
Early Voltage. E, (V) 29.0 30.6
Table 2: Extracted device parameters obtained for
the two types of transistor (A[=O.6flm x 10 flm,
T=300K) .
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[v. Conclusions
Preliminary electrical results of silicon
bipolar transistors obtained in a 0.5-um based
B iCMOS technology has been presented. It is
shown that significant improvements in device
performance can be achieved by optimising the
emitter drive-in temperature. In particular it has
been demonstrated that an emitter drive-in at
970°C. 1min. by Rapid Thermal Annealing
(RTA) compared to 930°C, 3min. by Furnace
Anneal ing (FA) improves the electrical
characteristics of the transistor. However.
further investigations is required to identify the
reason for the collector current ideality factor. nc
being larger than the base current ideality factor.
ns·
In summary it can be concluded that it is
possible to obtain high performance silicon
bipolar transistors suitable for both digital and
analog applications in a OJ-urn based BiCMOS
technology.
